# D2D

Published articles for D2D.

This is one page of public article previews, not the complete archive. Follow Next page to continue. Summaries are not the original full articles.

## A System-Level Approach To Protecting 3D-IC Signal Integrity

DevFeed: [A System-Level Approach To Protecting 3D-IC Signal Integrity](<https://devfeed.tech/articles/a-system-level-approach-to-protecting-3d-ic-signal-integrity-118750.md>)

Original publisher: [Read original article](<https://semiengineering.com/a-system-level-approach-to-protecting-3d-ic-signal-integrity/>)

Author: Muhammad Hassan

Published: 2026-11-05T08:04:55Z

Content type: article

Language: en

Sources: [Semiconductor Engineering](<https://devfeed.tech/sources/semiconductor-engineering.md>)

Topics: [Chip design](<https://devfeed.tech/topics/chip-design.md>), [tsmc](<https://devfeed.tech/topics/tsmc.md>)

Tags: [2-5d](<https://devfeed.tech/tags/2-5d.md>), [3d-ic](<https://devfeed.tech/tags/3d-ic.md>), [3d-ics](<https://devfeed.tech/tags/3d-ics.md>), [advanced-packaging](<https://devfeed.tech/tags/advanced-packaging.md>), [ai](<https://devfeed.tech/tags/ai.md>), [analysis](<https://devfeed.tech/tags/analysis.md>), [architecture](<https://devfeed.tech/tags/architecture.md>), [blogs-security](<https://devfeed.tech/tags/blogs-security.md>), [building-the-ioe](<https://devfeed.tech/tags/building-the-ioe.md>), [channel](<https://devfeed.tech/tags/channel.md>), [chiplet](<https://devfeed.tech/tags/chiplet.md>), [compliance](<https://devfeed.tech/tags/compliance.md>), [d2d](<https://devfeed.tech/tags/d2d.md>), [die-to-die](<https://devfeed.tech/tags/die-to-die.md>), [electromagnetics](<https://devfeed.tech/tags/electromagnetics.md>), [interposers](<https://devfeed.tech/tags/interposers.md>), [iot-and-security](<https://devfeed.tech/tags/iot-and-security.md>), [siemens-eda](<https://devfeed.tech/tags/siemens-eda.md>), [signal-integrity](<https://devfeed.tech/tags/signal-integrity.md>), [ucie](<https://devfeed.tech/tags/ucie.md>)

### AI overview

Chiplet signal integrity requires validating complete die-to-die channels across dies, microbumps, TSVs, interposers or bridges, package substrates, and neighboring channels. Each transition can introduce impedance discontinuities, parasitic coupling, and return-path disturbances; channel high-frequency loss can cause inter-symbol interference and jitter, reducing receiver eye height. UCIe adds hardware compliance requirements, including an S₂₁ response above a specified voltage-transfer-function mask, with separate advanced- and standard-packaging tiers. The text also describes the need to translate foundry stackup formats such as iRCX, MiPT, and ITF into EM solver inputs and to handle GDSII or OASIS geometry. It presents Siemens Innovator3D IC as a unified workflow for architectural exploration, EM extraction, channel simulation, protocol compliance, and system-level signoff. The text does not provide comparative performance data for this offering.

### Source excerpt

Accurate SI analysis must account for interactions across vertical interconnects, interposers, silicon bridges, package transitions, and neighboring high-speed channels. The post A System-Level Approach To Protecting 3D-IC Signal Integrity appeared first on Semiconductor Engineering.