# Safe, Secure, Smarter Cars

Published articles for Safe, Secure, Smarter Cars.

This is one page of public article previews, not the complete archive. Follow Next page to continue. Summaries are not the original full articles.

## Mitigating Threats With Pre-Silicon Security Verification

DevFeed: [Mitigating Threats With Pre-Silicon Security Verification](<https://devfeed.tech/articles/mitigating-threats-with-pre-silicon-security-verification-63287.md>)

Original publisher: [Read original article](<https://semiengineering.com/mitigating-threats-with-pre-silicon-security-verification/>)

Author: Brian Davenport

Published: 2026-10-01T07:05:59Z

Content type: article

Language: en

Sources: [Semiconductor Engineering](<https://devfeed.tech/sources/semiconductor-engineering.md>)

Topics: [Formal verification](<https://devfeed.tech/topics/formal-verification.md>), [Chip design](<https://devfeed.tech/topics/chip-design.md>), [Security](<https://devfeed.tech/topics/security.md>), [Secure Boot](<https://devfeed.tech/topics/secure-boot.md>)

Tags: [blogs-security](<https://devfeed.tech/tags/blogs-security.md>), [chip](<https://devfeed.tech/tags/chip.md>), [chip-design](<https://devfeed.tech/tags/chip-design.md>), [engineering](<https://devfeed.tech/tags/engineering.md>), [functional-safety](<https://devfeed.tech/tags/functional-safety.md>), [iot-and-security](<https://devfeed.tech/tags/iot-and-security.md>), [safe-secure-smarter-cars](<https://devfeed.tech/tags/safe-secure-smarter-cars.md>), [security](<https://devfeed.tech/tags/security.md>), [security-verification](<https://devfeed.tech/tags/security-verification.md>), [synopsys](<https://devfeed.tech/tags/synopsys.md>), [verification](<https://devfeed.tech/tags/verification.md>)

### AI overview

The article describes security threats across the silicon lifecycle, including malicious design changes, supply-chain risks, side-channel leakage, and fault injection. It outlines a pre-silicon verification process that combines security requirements, vetted IP, static checks, formal verification, simulation, and fault-injection analysis to check confidentiality, integrity, and resistance to tampering.

### Source excerpt

The types of threats that must be mitigated and a process to verify that designs are secure in real-world deployment. The post Mitigating Threats With Pre-Silicon Security Verification appeared first on Semiconductor Engineering.